

OPEN ACCESS INTERNATIONAL JOURNAL OF SCIENCE & ENGINEERING

A SYSTEMATIC STUDY ON ARCHITECTURAL LEVEL ESTIMATION AND SYNTHESIS

Mehar Sharma¹, Neeraj Gupta²

M.Tech Student, Dept. of Electronics and Communication Engineering Amity University Haryana, Gurugram, India¹ Assistant Professor, Dept. of Electronics and Communication Engineering Amity University Haryana, Gurugram, India² mehr111991@gmail.com¹

~

Abstract: The study of Architecture level estimation and synthesis aspires to obtain more accurate results at architectural level. In modern process power dissipation issues are increasingly significant. Most exciting power analyses tools aim to have high accuracy by reckoning estimation of power designing. This paper represents framework of power dissipation in IIR filters and different sub architectural levels which are salient for lowering power consumption. The static power ratio at 0.48 in bit-serial filter has been given for FIR filter whereas 0.36 for the bit-serial filter has been given for IIR-Filter.

Keywords: Power dissipation, IIR Filter, FIR Filter, Pipelining, Redundancy

I INTRODUCTION

Power has become a deprecatory design parameter with every increase in integration levels and so to achieve low power dissipation, a lot of efforts are gone into at all level of design process. Different level of abstractions has different impact on power consumption. Because of several researches, it has been demonstrated that architectural level design has fair influence on power consumption. Design of automation technique at architectural level has collect hardly sufficient attention Here we will consider some of the estimation and optimization techniques applicable at the architectural level. FIR filter is used to illustrate the application of methodologies .Until now, power dissipation was been considered as a case that mainly concerned embedded designers or portable computer system designers.

Researches in the field of high staging, architecture is less power consuming computer is still in its debut. Absence of roosts that analyses and weights the power ramification of various architectural possibilities has been the main drawback for such research. In the given paper, architectures with the help of bit-serial, digit-serial, and bitparallel arithmetic is also been discussed .In order to reduce the consumption of static power , in areas where the consumption of dynamic power can be omitted , as like in low data rate applications. Wireless and battery operated medical applications or sensors network applications can be such type of application.

II ARCHITECTURAL LEVEL ESTIMATION

The topic will be discussed in two categories

- Architectural level technique for reducing power consumption
- Programme for estimating power consumption at architectural level

Previously the main focus for power reduction was been given mainly on caches. This focus can be assign to two factors .Earlier for low power design, large portion of the power allocation was been devoted to caches[1], plus caches were easier to model because they are regular structure, and thus making power savings easier to quantify in caches.

This paper furnish corollary in terms of the number of needless notional work saved per pipeline stage, as an index of power saving. By calculating some types of work that is rescued, a reckoned evaluation of the initiate strategy of power efficacy can be proffer. While accuracy of such measures are very high for distinctive techniques, line to line comparison of different power reduction techniques that requires a single common power metric and so the Architectural level power simulation is been created.

There are different categories for low power approaches in architectural level they are given as

- Parallelism
- Pipelining
- Redundancy
- Glitch minimization

III PARALLELISM IN IIR FILTERS

As we know the power consumption of the ultimate execution of a algorithm rely on the grade of its mapping on architecture [2]. During the imperative of behavior to hardware units operations, *Spatial locality* (use of data elements within relatively close storage location) inherent in the algorithm can be used. Resource division should be done only between robustly connected operations. This segregation the architecture heeding to the clusters inherent in the algorithm, leads in the reduction of the number of "highly capacitive" data transfers and thus resulting in preservation of data correlations.

In the fig1, there are three distinct Clusters. Initial case, the algorithm is mapped on a single large unpartitioned chip with resource sharing between units in different clusters where as in second case data division was only enabled within operations within the same cluster thus resulting in 35% of power saving without any area penalty *Temporal locality* (reuse of specific data or resource in the small time duration) can be exploited during scheduling, to taper the size and thus the access capacitance of register files [2].




Figure 1: Spatial Locality in a sixth order parallel form IIR Filter

IV PIPELINING

Pipelining main motto is to retain every segment of the processor occupied by execution of instruction which is been done by allocating incoming instruction into a series of sequential steps (the eponymous "pipeline") conducted by processing different processor unit with respective parts of directives in parallel. It let faster CPU throughout, than would, otherwise be attainable at a given clock rate but may results to increase in LATENCY due to the added overhead of the pipelining process itself. Pipelined computer architecture has achieved lot of notice since the 1960s when the need for faster and more cost-effective systems became condemnatory. The virtue of pipelining is that, it can help to meet the speeds of various subsystems without replicating the cost of the whole system being involved. Because of the progression of pipelining, faster and cheaper LSI circuits become obtainable, and the future of pipelining, either in a elementary or compounded form becomes more optimistic.

Since pipelining can be applied at multilevel, a topdown, level-by-level attributes of pipelining can be conveniently habitual for analyzing a pipelined system [3].Diagram below shows the pipeline architectural view.




Figure 2: Pipeline Architecture V REDUNDANCY

Redundancy is defined as the replication of perilous components or functions of a given system with leads to the improvement of the reliability of that structure as its main objective, it is been usually done in the form of an assistance or may be done to improve actual performance of the system. Redundancy at times instead of greater reliability may leads to less fabrication, and thus leading to a more complex issue prone system It may further leads to human neglect of duty, and may usher in higher production of demands which by overstressing the system may results in making it less safe for the use.

Redundancy is of following types:

- Hardware redundancy
- Information redundancy
- Time redundancy
- Software redundancy
- A. Hardware Redundancy:-

For achieving hardware redundancy, multi physical copies of a hardware component is been bearded [4]. When techniques like, Usage of reliable components, Manufacturing quality control, Design simplification, etc., have been worn-out, then the dependability can only be upgraded by hardware redundancy.

B. Information Redundancy: -

Casually, it is defined as the amount of wasted "space" in which some data is been transmitted. Data shrinkage is a way to minimize or unrequited redundancy, while addition of wanted redundancy for reason of error detection is been done by checksums, when communicating over a noisy channel of restricted capacity [5].

C. Time Redundancy:-

Time redundancy attempts for the reduction of the bulk of attendant hardware but at the outlay of additional time [6]. The time-redundancy based transformation, allow dynamic changes of the level of redundancy without interrupting the computation. For auxiliary functions, one can use time, to redo a specified task or to repair failed equipment.

D. Software Redundancy:-

Software redundancy is been categorized into following types :

- Single version and
- Multi version.

Single version techniques add software component to it mechanisms for fault detection, containment, and recovery, sight to improve the fault forbearance of a software component.

VI GLITCH MINIMIZATION

SPURIOUS transitions which are also known as Glitches in concoction CMOS logic are a usual origin of unneeded power dissipation. Minimizing mass glitch power is the most important goal as for the reason that only single signal transmission per clock cycle is functionally meaningful in the most of digital CMOS circuits. Unfortunately, glitch power is mainly relay on gate propagation delays and input transitions misalignments like low-level implementation details. For this reason Glitch power estimation requires correct simulation tool with precise gate and transistor delay models.

The evolution of automatic proficiency for glitch minimization in logic circuits has been the issue of rigorous research in the bygone, since networks in which sham bustle is limited are usually highly sensible. In some cases, for correct circuit operation, the wiping out of glitches is vital. Somehow it is not elementary to gauge if the remouldation in the network which is instigate to prune Glitching are consecrate or not because delay distribution may be revamp of the circuit in a arbitrary fashion. We show an supplemental inflation expertise that minimize Glitching in standard static CMOS execution , but by posing tight oblige on the network perturbation foreseeable draw back can be bridle that might be inaugurate by the glitch reduction technique. Furthermore an optimization technique is been given that operates in area on a layout-level account. Only by the approach of partial rewiring of a few signal nets, Small improvements of the netlist can be accomplish that can be implemented on the routed and situate circuit .The perfection of cost function that sway the optimization is very lofty because glitch and total power estimation are executed on a network with back notation of wiring loads the assessment of Glitches are been done by attaching some expendable logic that halts spurious transitions. It is done by affixing latches in a gate-level netlist and supervising the latch-enable pins with redundant signals generated ad hoc. We propose gate freezing as a substitution technique that is much less agitate of the prevailed circuit structure.




Figure 3: Gate freezing technique VII CONCLUSION

The simulator framework that can be used to evaluate a wide range of architectural techniques is been provided by this goal .we has examined the limits of architectural level power reduction. Above we have briefly discussed a sub-set of the potential optimization techniques available during architecture synthesis.

VIII REFERENCES

[1]M.Martonosi. "Wattch: a framework for architectural-level power analysis and optimizations", Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA-00,2000

[2]. Mehra, Renu, David B. Lidsky, Arthur Abnous, Paul E. Landman, and Jan M. Rabaey. "Algorithm and Architectural

Level Methodologies for Low Power", Low Power Design Methodologies, 1996.

[3] C. V. Ramamoorthy. "Pipeline Architecture", ACM Computing Surveys, 1/1/1977

[4]H.L. Martin. "Design of a fault-tolerant RISC microprocessor using VHDL", [1991 Proceedings] The Twenty-Third Southeastern Symposium on System Theory, 1991

[5] Alireza Ejlali, Marcus T. Schmitz, Bashir M. AlHashimi, Seyed Ghassem Miremadi, Paul Rosinger. "Energy efficient SEU-tolerance in DVS-enabled real-time systems through information redundancy", Proceedings of the 2005 international symposium on Low power electronics and design - ISLPED '05, 2005

[6]Johnson, Barry. "Fault Tolerance", Electrical Engineering Handbook, 1997.



BIOGRAPHY

Ms. Mehar Sharma is currently pursuing M.Tech in Electronics and Communication from Amity University Haryana. She pursued her B.Tech from Swami Devi Dyal Institute of Engineering and Technology under Kurukshetra University. She did her B.Tech project on Sensors and wireless Communication .Her area of interest is Optical Communication.



Mr. Neeraj Gupta is currently working as an Asst. Professor, Electronics &Communication Engineering Department, ASET, Amity University Haryana and currently pursuing Ph.D. from Amity University Haryana. He has 9 years of teaching experience in Engg. College. His areas of research are Device Modeling and VLSI Design