ISSN (Online) :

 Special Issue on The Sustainable Development Goals

Notice Board

Call For Paper:

Volume. 8 , November ,

Issue 8

Paper 

Submission  

Deadline : 

30th  November  2024

Vol. 8,  Special Issue(Bi-yearly)



OAIJSE Menu
Imp Links for Reviewer
Invites Proposal for

VLSI IMPLEMENTATION OF TURBO CODER FOR LTE USINGVERILOG HDL

Abstract

Abstract: Turbo codes are error correction codes that are widely used in communication systems. Turbo codes exhibits higherror correction capability as compared with other error correction codes. This paper proposes a Very Large Scale Integration(VLSI) architecture for the implementation of Turbo decoder. Soft-in-soft out decoders, interleavers and deinterleavers is usedin the decoder side which employs Maximum-a-Posteriori (MAP) algorithm. The number of iterations required to decode theinformation bits being transmitted is reduced by the use of MAP algorithm. For the encoder part, this paper uses a systemwhich contains two Recursive convolutional encoders along with pseudorandom interleaver in encoder side.

Full Text PDF
Impact Factor
Downloads
NEWS and Updates

Peer Review Process

 ICCEME -2024 conference     

Computer Science ,Electronics, Electrical  Engineering Information Technology, Civil, Computer Science and Engineering , Mechanical, Mechanical-Sandwich Petroleum, Production Instrumentation & Control, Automobile ,Chemical, Electronics Instrumentation& Control, Electronics & Telecommunication  Submit paper at oaijse@gmail.com



Open Access License Policy

Abstracted and Indexed In